**XILINX ISE -TUTORIAL**

1. **Xilinx ISE Framework for Hardware Implementation**
2. Login to any ***i80labpcXX.ira.uka.de*** directly or using SSH or using X2Go Client. For example login as ***asip04*** into ***i80labpc02.ira.uka.de***
3. Open shell terminal from the start menu. It should be in your default home directory. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis:$***”
4. Set the proper path and parameters in “env\_settings” like dlxsim path, project path and project name.
5. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/Applications/Arith:$***” and type “***make clean***” clean this directory it there are previously generated files.
6. Generate the CoSy Compiler using “***makeCoSy***” if you have a C application. No need to do this if application is an assembly file.
7. Compile the C application using “***make sim***”, No need to do this if application is an assembly file.
8. Simulate your application in dlxsim simulator using “***make dlxsim***”, just to verify the functionality.
9. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis:$***” Open the ASIPmeister project, modify the CPU if required, and generate VHDL files for simulation/synthesis and files for compiler generation.
10. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ModelSim:$***” Simulate the design in ModelSim to verify hardware simulation.
11. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis:$***” and type “ise &” to start Xilinx ISE.
12. Create new project using File Menu > New Project with following project settings:

Project Name: ISE\_Framework

Project Path: home/asip04/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ ISE\_Framework

Device Family: Virtex5

Device: xc5vlx110t

Package: ff1136

1. Add the design and framework files by selecting “Project Menu > Add Copy of Sources” then brows to:
   1. “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ ISE\_Framework***” and select all the files
   2. “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ ISE\_Framework/IP-Cores***” and select all the files
   3. “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ meister/dlx\_basis.syn***” and select all the files
2. Now you can synthesize, implement and generate programming file for the design using the following respectively:
   1. Processes Menu > Synthesize XST
   2. Processes Menu > Implement Design
   3. Processes Menu > Generate Programming File
3. Once the design is implemented you can see different reports using:
   1. Processes Menu > Place & Route > Generate Post Place & Route Static Timing > Detailed Reports > Place and Route Report
   2. Processes Menu > Place & Route > Generate Post Place & Route Static Timing > Detailed Reports > Post PAR Static Timing Report
   3. Processes Menu > Place & Route > Analyze Post Place & Route Static Timing > Timing Constraints
4. In the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/Applications/Arith:$***” and type “hterm &” to start HyperTerminal to see the UART output if there is any.
5. In the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/Applications/Arith:$***” and type “make fpga”, it will combine the generate DM/IM file with your ISE generated bitstream. Finally, a new bitstream file contains your hardware CPU along with corresponding IM/DM files of your application will be generated in the folder “BUILD\_FPGA”. This bitstream will be used to configure the FPGA.
6. In the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/Applications/Arith:$***” type “make upload”: to upload the existing bitstream to the FPGA

1. **Xilinx ISE Framework for Benchmarking**
2. To accurately measure the critical path and area of the ASIPmeister CPU, you can use ISE\_Benchmark folder instead of ISE\_Framework folder.
3. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis:$***” and type “ise &” to start Xilinx ISE.
4. Create new project using File Menu > New Project with following project settings:

Project Name: ISE\_BenchMark

Project Path: home/asip04/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ ISE\_ BenchMark

Device Family: Virtex5

Device: xc5vlx110t

Package: ff1136

1. Add the design and framework files by selecting “Project Menu > Add Copy of Sources” then brows to:
   1. “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ ISE\_*** ***BenchMark***” and select all the files
   2. “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ meister/dlx\_basis.syn***” and select all the files
2. Now you can synthesize, implement and generate programming file for the design as before.
3. Once the design is implemented you can see different reports as before.
4. **Xilinx ISE Framework for XPower Power Estimation**
5. To accurately measure the power consumption of the ASIPmeister CPU, you can create another folder ISE\_XPower.
6. Go to the directory “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis:$***” and type “ise &” to start Xilinx ISE.
7. Create new project using File Menu > New Project with following project settings:

Project Name: ISE\_XPower

Project Path: home/asip04/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ ISE\_ XPower

Device Family: Virtex5

Device: xc5vlx110t

Package: ff1136

1. Add only design files by selecting “Project Menu > Add Copy of Sources” then brows to “***~/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ meister/dlx\_basis.syn***” and select all the files.
2. Now you can synthesize and implement the design as before.
3. Once the design is implemented you can open Xpower tool using Processes Menu > Place & Route > Analyze Power Distribution (xPower Analyzer)
4. Then in Xpower Tool, select “File Menu > OpenDesign” and set the properties as follows:
   1. Design File: /home/asip04/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ ISE\_ XPower/CPU.ncd
   2. Physical Constraint File:/ home/asip04/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ ISE\_ XPower/CPU.pcf
   3. Simulation Activity File:/ home/asip04/ASIP\_SS17/Session1/ASIPMeisterProjects/dlx\_basis/ModelSim/test.vcd
5. After analysing the activity file the CPU power is estimated. You can see total and dynamic power of the FPGA. Also you can confirm that the VCD file is loaded properly by verify the clock value in XPower.